



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/583,495

06/22/2007

Klaus Dieter McDonald-Maier

5926P048

2523

8791

7590

01/02/2009

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP
1279 OAKMEAD PARKWAY
SUNNYVALE, CA 94085-4040

EXAMINER

LOTTICH, JOSHUA P

ART UNIT

PAPER NUMBER

2113

MAIL DATE

DELIVERY MODE

01/02/2009

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/583,495	Applicant(s) MCDONALD-MAIER ET AL.	
	Examiner Joshua P. Lottich	Art Unit 2113	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 13 October 2008.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 21-29,31 and 33-36 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 21-29,31 and 33-36 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 16 June 2006 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. The following is a Non-Final Office action in response to communications received 10/13/2008. Claim(s) 1-20, 30, and 32 has(have) been canceled. Claim(s) 21, 22, 25, 31, and 33-36 has(have) been amended. Therefore, claim(s) 21-29, 31, and 33-36 is(are) pending and addressed below.

Status of the Claims

2. Claims 21, 22, 25, 26, and 33-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kantz et al. (U.S. Patent Application Publication No. 2001/0043078) in view of Sloan et al. (U.S. Patent No. 5,250,841).

3. Claims 23, 28, 29, and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kantz et al. (U.S. Patent Application Publication No. 2001/0043078) in view of Sloan et al. (U.S. Patent No. 5,250,841) and further in view of White et al. (U.S. Patent No. 6,331,782).

4. Claims 24 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kantz et al. (U.S. Patent Application Publication No. 2001/0043078) in view of Sloan et al. (U.S. Patent No. 5,250,841) and White et al. (U.S. Patent No. 6,331,782) and further in view of Walter Schottky Institute Research ("Long Wavelength Surface Emitting Lasers: Introduction", <http://web.archive.org/web/20030707154500/www.wsi.tum.de/E26/en/research/vcsel/index.htm>).

Art Unit: 2113

5. Claim 27 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kantz et al. (U.S. Patent Application Publication No. 2001/0043078) in view of Sloan et al. (U.S. Patent No. 5,250,841) and further in view of Birdsley et al. (U.S. Patent No. 6,850,081).

6. Claim 31 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kantz et al. (U.S. Patent Application Publication No. 2001/0043078) in view of Sloan et al. (U.S. Patent No. 5,250,841) and further in view of Robertsson et al. (U.S. Patent No. 6,343,164).

Claim Rejections - 35 USC § 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Art Unit: 2113

9. Claims 21, 22, 25, 26, and 33-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kantz et al. (U.S. Patent Application Publication No. 2001/0043078), referred hereinafter “Kantz”, in view of Sloan et al. (U.S. Patent No. 5,250,841), referred hereinafter “Sloan”.

10. Regarding claim(s) 21, Kantz disclose(s) an integrated circuit assembly (semiconductor chip 1, fig. 1, [0039]) for use in a system,

wherein the integrated circuit assembly is configurable as a production part (for fabrication the solar cell, used for testing, is removed from the circuit assembly, [0011, 0047], fig. 4), or as a development part (test configuration, [0008-0011]),

wherein the assembly comprises:

a first arrangement of connection terminals for connecting the integrated circuit to other components of the system (semiconductor chip 1, fig. 1, necessarily has terminals or pins that connect it to a system. Examiner notes that if the solar cells used for testing are removed for manufacture [0011, 0047], fig. 4, then there must be another set of connections for connecting to a system);

debug circuitry (self test unit 2, fig. 1, [0039-0042]); and

a debug interface comprising a second arrangement of connection terminals (semiconductor laser generating optical radiation pulses 41, fig. 1, 3, [0042, 0046])

wherein for the development part configuration of the integrated circuit assembly, the second arrangement of connection terminals is adapted to be connected to a signal conversion arrangement for converting electrical signals provided to the second arrangement of terminals into a format for transmission (generate optical radiation

Art Unit: 2113

pulses 41 in accordance with data to be transmitted, [0042]) to external monitoring circuitry (external test device, [0002], external test unit, [0004, 0008], external evaluation device, [0020], receiver 5, [0042, 0043]) using a communications link (UV light or laser, [0023, 0042], fig. 1), and

wherein for the production part configuration of the integrated circuit assembly, the second arrangement of connection terminals is adapted such that no communications link is provided from the second arrangement of terminals to external monitoring circuitry (for fabrication the solar cell 30, used for testing, is removed from the circuit assembly, [0011, 0047], fig. 4, which means that the semiconductor laser, see above, will have no power source until the chip 1 is connected to a system and thus after the chips have been cut from the wafer there is no communication link, via the semiconductor laser, to an external tester), and

wherein debug support resources (programmable memory units 9, fig. 1, [0040]) of the integrated circuit assembly are accessed by the first arrangement of connection terminals (Given that the self-test unit 2 stores repair information in programmable memory units 9 about which memory cells are defective and thus in need of redundant memory cells, those memory locations must be accessed when connected to a system so that only non-defective cells are accessed).

11. Kantz do(es) not expressly disclose wherein the first and second arrangements of connection terminals together define a ring of terminals around the periphery of an upper surface of the assembly.

Art Unit: 2113

12. Sloan teach(es) that it is known in the art wherein the first and second arrangements of connection terminals together define a ring of terminals around the periphery of an upper surface of the assembly (Abstract, fig. 1, col. 3, ln. 16 - col. 4, ln. 36).

13. At the time of the invention, it would have been obvious to one of ordinary skill in the art to modify the system of Kantz by including the ring of terminals as taught by Sloan.

14. One of ordinary skill would have been motivated to make the combination, in order to allow for smaller semiconductor devices while providing electrical access to the circuit for testing (col. 1, ln. 25-45, Sloan).

15. Regarding claim 22, Kantz disclose(s) wherein the signal conversion arrangement comprises electro-optical conversion means (generate optical radiation pulses 41 in accordance with data to be transmitted, [0042]), and

the communications link comprises an optical communications line (UV light or laser, [0023, 0042], fig. 1).

16. Regarding claim 25, Kantz disclose(s) wherein the integrated circuit assembly (semiconductor chip 1, fig. 1, 3, 5a, and 5b) comprises, for both the development part configuration and the production part configuration, the signal conversion means (given that the semiconductor laser is in the functional unit 4, [0023, 0042], and thus is not cut away during fabrication, [0047], fig. 4, the laser is a part of both the development and production part configuration).

Art Unit: 2113

17. Regarding claim 26, Kantz disclose(s) wherein the signal conversion means is integrated into a monolithic circuit (functional unit 4, fig. 1, [0042]) of the integrated circuit assembly (semiconductor chip 1, fig. 1).

18. Regarding claim 33, Kantz disclose(s) a second integrated circuit memory device (nonvolatile memory unit 7, fig. 1, [0044]),

comprising a third arrangement of connection terminals (as seen in fig. 1, memory 7 is connected to functional unit 4) connected to the first (terminal EX, fig. 1, [0044]) or second arrangement of connection terminals of the first integrated circuit,

wherein the debug interface provides access to internal operation information of the first and second integrated circuits (the test data DA, which contains information about the performance of the chip test, [0042], is read out from memory 7, [0044]).

19. Regarding claim 34, Kantz disclose(s) a set of integrated circuits, comprising:

at least one first integrated circuit assembly as claimed in any preceding claim configured as a development part (see rejections of claims 21, 22, 25, and 26 above); and

a plurality of second integrated circuit assemblies as claimed in claim 1 configured as production parts having the same design as the at least one first assembly in respect of the first arrangement of connection terminals and the debug interface (given the rejection of claim 1, see above, and that the semiconductor chips of Kantz are made from semiconductor wafer 10, [0004, 0047], there would be a plurality of production configured parts having the same design as the first assembly, except no

Art Unit: 2113

solar cells for powering testing (i.e. the terminals for connection to a system and the debug interface would be the same)), and

wherein the plurality of second assemblies are not provided with the communications link of the at least one first assembly (for fabrication the solar cell 30, used for testing, is removed from the circuit assembly, [0011, 0047], fig. 4, which means that the semiconductor laser, see above, will have no power source until the chip 1 is connected to a system and thus after the chips have been cut from the wafer there is no communication link, via the semiconductor laser, to an external tester).

20. Regarding claim 35, Kantz disclose(s) wherein the plurality of second integrated circuit assemblies have the same design as the at least one first assembly in respect of the debug circuitry (the self test unit (BIST) 2, [0042, 0043], fig. 1, is internal to semiconductor chip 1, fig. 1, thus it will be the same when diced from the wafer 10, [0011, 0047], fig. 4).

21. Concerning claim(s) 36, the combination, in claim(s) 22, as discussed above, renders the claimed method step(s) obvious since such would be the logical manner of using the combination, and therefore is(are) rejected under 35 U.S.C. 103(a).

22. Claims 23, 28, 29, and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kantz in view of Sloan, as applied to claims 21, 22, and 36 above, and further in view of White et al. (U.S. Patent No. 6,331,782), referred hereinafter "White".

23. Regarding claim(s) 23, Kantz as modified by Sloan disclose(s) the apparatus as set forth above.

Art Unit: 2113

24. Kantz do(es) not expressly disclose wherein the electro-optical conversion means comprises an array of lasers, but does, however, disclose wherein the electro-optical conversion means comprises a laser (semiconductor laser generating optical radiation pulses 41, fig. 1, 3, [0042, 0046]).

25. White teach(es) that it is known in the art wherein the electro-optical conversion means comprises an array of lasers (col. 5, ln. 34-42).

26. At the time of the invention, it would have been obvious to one of ordinary skill in the art to modify the system of Kantz as modified by Sloan by including the lasers as taught by White.

27. One of ordinary skill would have been motivated to make the combination, in order to provide improved testability of the device without requiring extra input and output pins (col. 2, ln. 21-23, White), since by having more output lasers it would allow for more detailed test information to be transmitted, thus improving the depth and detail of the testing.

28. Regarding claim 28, White also disclose(s) wherein the signal conversion arrangement comprises analogue electrical circuitry for implementing digital communication over the communications link (test circuit portion 70 converts electrical signals into electromagnetic radiation that corresponds to those signals, where the radiation is a radio-frequency (RF), col. 5, ln. 7-33, fig. 5).

29. Regarding claim 29, White also disclose(s) wherein the signal conversion arrangement comprises analogue electrical circuitry for providing a control signal for controlling an electro-optical conversion means (the test information may be encoded

Art Unit: 2113

onto an infrared beam or modulated or encoded onto a beam of optical radiation (light), col. 5, ln. 34-42, the encoding would necessitate a control signal or signals).

30. Concerning claim(s) 37, the combination, in claim(s) 23, as discussed above, renders the claimed method step(s) obvious since such would be the logical manner of using the combination, and therefore is(are) rejected under 35 U.S.C. 103(a).

31. Claims 24 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kantz in view of Sloan and White, as applied to claims 23 and 37 above, and further in view of Walter Schottky Institute Research ("Long Wavelength Surface Emitting Lasers: Introduction", <http://web.archive.org/web/20030707154500/www.wsi.tum.de/E26/en/research/vcSEL/index.htm>), referred hereinafter "Schottky".

32. Regarding claim(s) 24, Kantz as modified by Sloan and White disclose(s) the apparatus as set forth above.

33. Kantz do(es) not expressly disclose wherein the lasers comprise vertical cavity surface emitting lasers (VCSELs).

34. Schottky teach(es) that it is known in the art wherein the lasers comprise vertical cavity surface emitting lasers (p. 1 of pdf, last two paragraphs and p. 2, fig. 1).

35. At the time of the invention, it would have been obvious to one of ordinary skill in the art to modify the system of Kantz as modified by Sloan and White by including the VCSELs as taught by Schottky.

Art Unit: 2113

36. One of ordinary skill would have been motivated to make the combination, because VCSELs have low electric power consumption, a capability for on-wafer testing, and a simplified fiber coupling and packaging (p. 1, last paragraph, Schottky).

37. Concerning claim(s) 38, the combination, in claim(s) 24, as discussed above, renders the claimed method step(s) obvious since such would be the logical manner of using the combination, and therefore is(are) rejected under 35 U.S.C. 103(a).

38. Claim 27 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kantz in view of Sloan, as applied to claim 21 above, and further in view of Birdsley et al. (U.S. Patent No. 6,850,081), referred hereinafter "Birdsley".

39. Regarding claim(s) 27, Kantz as modified by Sloan disclose(s) the apparatus as set forth above.

40. Kantz do(es) not expressly disclose wherein the development part configuration is provided with the signal conversion arrangement and the production part configuration is not provided with the signal conversion arrangement.

41. Birdsley teach(es) that it is known in the art wherein the development part configuration is provided with the signal conversion arrangement (laser diode 230 is connected to the package 210 for testing via external tester 250, col. 4, ln. 38-49, fig. 3) and the production part configuration is not provided with the signal conversion arrangement (the laser diode 230 is not part of the package 210 (i.e. when not being tested, the device has no signal conversion arrangement), col. 4, ln. 38-49, fig. 3).

Art Unit: 2113

42. At the time of the invention, it would have been obvious to one of ordinary skill in the art to modify the system of Kantz as modified by Sloan by including the signal conversion arrangement for development and production differing as taught by Birdsley.

43. One of ordinary skill would have been motivated to make the combination, in order to allow for testing to be performed at a remote location from the tester (col. 3, ln. 44-47, Birdsley), meaning that since the laser diode is not integrated into the circuit it allow for more freedom and flexibility in testing arrangements and less space taken up on the circuit itself.

44. Claim 31 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kantz in view of Sloan, as applied to claim 21 above, and further in view of Robertsson et al. (U.S. Patent No. 6,343,164), referred hereinafter "Robertsson".

45. Regarding claim(s) 31, Kantz as modified by Sloan disclose(s) the apparatus as set forth above.

46. Kantz do(es) not expressly disclose wherein the second arrangement of terminals are formed from a top metal layer of the assembly.

47. Robertsson teach(es) that it is known in the art wherein the second arrangement of terminals are formed from a top metal layer of the assembly (contact pads 59 for electrically contacting the laser chip 7 ... are formed by the top metal layer 41, col. 4, ln. 34-58, fig. 4).

48. At the time of the invention, it would have been obvious to one of ordinary skill in the art to modify the system of Kantz as modified by Sloan by including the top metal layer as taught by Robertsson.

Art Unit: 2113

49. One of ordinary skill would have been motivated to make the combination, in order to align and electrically connect to the laser chip (col. 4, ln. 34-58, Robertsson).

Conclusion

50. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joshua P. Lottich whose telephone number is 571-270-3738. The examiner can normally be reached on M-F 9am-5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert W. Beausoliel can be reached on 571-272-3645. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Application/Control Number: 10/583,495
Art Unit: 2113

Page 14

/Christopher S. McCarthy/
Primary Examiner, Art Unit 2113

/J. P. L./
Examiner, Art Unit 2113